


### G83/2 Appendix 4 Type Verification Test Report


Type Approval and manufacturer/supplier declaration of compliance with the requirements of Engineering Recommendation G83/2.			
SSEG Type reference number		M250-72-2LN-S2, M250-72-2LN-S5, M250-72-2LN-S2-UK, M250-72-2LN-S5-UK	
SSEG Type		Photovoltaic Microinverter	
System Supplier name		Enphase Energy Inc	
Address		1420 North McDowell Blvd. Petaluma, CA 94954 USA	
Tel	+1-707-763-4784	Fax	+1-707-786-0784
E:mail	ptarver@enphaseenergy.com	Web site	www.enphase.com
Maximum rated capacity, use separate sheet if more than one connection option.	Connection Option		
	≤ 3.68	kW single phase, single, split or three phase system	
		kW three phase	
		kW two phases in three phase system	
	kW two phases split phase system		
<p>SSEG manufacturer/supplier declaration.</p> <p>I certify on behalf of the company named above as a manufacturer/supplier of Small Scale Embedded Generators, that all products manufactured/supplied by the company with the above SSEG Type reference number will be manufactured and tested to ensure that they perform as stated in this Type Verification Test Report, prior to shipment to site and that no site modifications are required to ensure that the product meets all the requirements of G83/2.</p>			
Signed	 Peter L. Tarver	On behalf of	Enphase Energy Inc

**Power Quality. Harmonics.** The requirement is specified in section 5.4.1, test procedure in Annex A or B 1.4.1

SSEG rating per phase (rpp)		3.47 kW		NV=MV*rpp/3.68		
At 45-55% of rated output		100% of rated output				
Harmonic	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Limit in BS EN 61000-3-2 in Amps	Higher limit for odd harmonics 21 and above
2	0.004	0.00377	0.005	0.00471	1.080	
3	0.169	0.15936	0.195	0.18387	2.300	
4	0.003	0.00283	0.002	0.00189	0.430	
5	0.061	0.05752	0.06	0.05657	1.140	
6	0.002	0.00189	0.004	0.00377	0.300	
7	0.038	0.03583	0.004	0.00377	0.770	
8	0.002	0.00189	0.002	0.00189	0.230	
9	0.055	0.05186	0.042	0.03960	0.400	
10	0.001	0.00094	0.004	0.00377	0.184	
11	0.037	0.03489	0.04	0.03772	0.330	
12	0.003	0.00283	0.004	0.00377	0.153	
13	0.024	0.02263	0.028	0.02640	0.210	
14	0.002	0.00189	0.003	0.00283	0.131	
15	0.038	0.03583	0.037	0.03489	0.150	
16	0.004	0.00377	0.005	0.00471	0.115	
17	0.066	0.06223	0.055	0.05186	0.132	
18	0.004	0.00377	0.004	0.00377	0.102	
19	0.07	0.06601	0.097	0.09146	0.118	
20	0.005	0.00471	0.005	0.00471	0.092	
21	0.035	0.03300	0.041	0.03866	0.107	0.160
22	0.006	0.00566	0.006	0.00566	0.084	
23	0.038	0.03583	0.031	0.02923	0.098	0.147
24	0.007	0.00660	0.007	0.00660	0.077	

**Power Quality. Harmonics.** The requirement is specified in section 5.4.1, test procedure in Annex A or B 1.4.1

SSEG rating per phase (rpp)		3.47 kW		NV=MV*rpp/3.68		
At 45-55% of rated output		100% of rated output				
Harmonic	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Limit in BS EN 61000-3-2 in Amps	Higher limit for odd harmonics 21 and above
25	0.037	0.03489	0.04	0.03772	0.090	0.135
26	0.006	0.00566	0.007	0.00660	0.071	
27	0.008	0.00754	0.014	0.01320	0.083	0.124
28	0.005	0.00471	0.006	0.00566	0.066	
29	0.028	0.02640	0.032	0.03017	0.078	0.117
30	0.003	0.00283	0.004	0.00377	0.061	
31	0.032	0.03017	0.03	0.02829	0.073	0.109
32	0.004	0.00377	0.004	0.00377	0.058	
33	0.006	0.00566	0.014	0.01320	0.068	0.102
34	0.005	0.00471	0.005	0.00471	0.054	
35	0.032	0.03017	0.033	0.03112	0.064	0.096
36	0.006	0.00566	0.004	0.00377	0.051	
37	0.021	0.01980	0.027	0.02546	0.061	0.091
38	0.007	0.00660	0.004	0.00377	0.048	
39	0.036	0.03395	0.03	0.02829	0.058	0.087
40	0.005	0.00471	0.003	0.00283	0.046	



**Power Quality. Voltage fluctuations and Flicker.** The requirement is specified in section 5.4.2, test procedure in Annex A or B 1.4.3

	Starting			Stopping			Running	
	d <sub>max</sub>	d <sub>c</sub>	d(t)	d <sub>max</sub>	d <sub>c</sub>	d(t)	P <sub>st</sub>	P <sub>lt</sub> 2 hours
Measured Values	0.18	0.14	0.0	0.18	0.14	0.0	0.08	0.07
Normalised to standard impedance and 3.68kW for multiple units	0.17	0.13	0.0	0.17	0.13	0.0	0.08	0.07
Limits set under BS EN 61000-3-2	4%	3.3%	3.3% 500ms	4%	3.3%	3.3% 500ms	1.0	0.65
Test start date		17FEB2015			Test end date		17FEB2015	
Test location		1400 North McDowell Blvd., Petaluma, CA USA						

**Power quality. DC injection.** The requirement is specified in section 5.5, test procedure in Annex A or B 1.4.4

Test power level	10%	55%	100%	
Recorded value	0.0	0.0	0.0	
as % of rated AC current	0.0	0.0	0.0	
Limit	0.25%	0.25%	0.25%	

**Power Quality. Power factor.** The requirement is specified in section 5.6, test procedure in Annex A or B 1.4.2


	216.2 V	230 V	253 V	Measured at three voltage levels and at full output. Voltage to be maintained within ±1.5% of the stated level during the test.
Measured value	1.0	0.999	0.999	
Limit	>0.95	>0.95	>0.95	

**Protection. Frequency tests** The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.3

Function	Setting		Trip test		"No trip tests"	
	Frequency	Time delay	Frequency	Time delay	Frequency /time	Confirm no trip
U/F stage 1	47.5 Hz	20 s	47.5 Hz	20.09 s	47.7 Hz 25 s	Confirmed
U/F stage 2	47 Hz	0.5 s	47.05 Hz	0.73 s	47.2 Hz 19.98 s	Confirmed
					46.8 Hz 0.48 s	Confirmed
O/F stage 1	51.5 Hz	90 s	51.55 Hz	90.05 s	51.3 Hz 95 s	Confirmed
O/F stage 2	52 Hz	0.5 s	51.95 Hz	0.74 s	51.8 Hz 89.98 s	Confirmed
					52.2 Hz 0.48 s	Confirmed

**Protection. Voltage tests** The requirement is specified in section 5.3.1, test procedure in Annex A or B 1.3.2

Function	Setting		Trip test		"No trip tests"	
	Voltage	Time delay	Voltage	Time delay	Voltage /time	Confirm no trip
U/V stage 1	200.1 V	2.5 s	198.5 V	2.65 s	204.1 V 3.5 s	Confirmed
U/V stage 2	184 V	0.5 s	182.95 V	0.79 s	188 V 2.48 s	Confirmed
					180 V 0.48 s	Confirmed
O/V stage 1	262.2 V	1.0 s	264.15 V	1.09 s	258.2 V 2.0 s	Confirmed
O/V stage 2	273.7 V	0.5 s	274.64 V	0.79 s	269.7 V 0.98 s	Confirmed
					277.7 V 0.48 s	Confirmed



**Protection. Loss of Mains test.** The requirement is specified in section 5.3.2, test procedure in Annex A or B 1.3.4

To be carried out at three output power levels with a tolerance of plus or minus 5% in Test Power levels.

Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output
Trip time. Limit is 0.5 seconds	0.032 s	0.024 s	0.304 s	0.016 s	0.016 s	0.304 s

**Protection. Frequency change, Stability test** The requirement is specified in section 5.3.3, test procedure in Annex A or B 1.3.6

	Start Frequency	Change	End Frequency	Confirm no trip
Positive Vector Shift	49.5Hz	+9 degrees		Confirmed
Negative Vector Shift	50.5Hz	- 9 degrees		Confirmed
Positive Frequency drift	49.5Hz	+0.19Hz/sec	51.5Hz	Confirmed
Negative Frequency drift	50.5Hz	-0.19Hz/sec	47.5Hz	Confirmed

**Protection. Re-connection timer.** The requirement is specified in section 5.3.4, test procedure in Annex A or B 1.3.5

Test should prove that the reconnection sequence starts after a minimum delay of 20 seconds for restoration of voltage and frequency to within the stage 1 settings of table 1.

Time delay setting	Measured delay	Checks on no reconnection when voltage or frequency is brought to just outside stage 1 limits of table 1.			
20 s	24 s	At 266.2V	At 196.1V	At 47.4Hz	At 51.6Hz
Confirmation that the SSEG does not re-connect.		Confirmed	Confirmed	Confirmed	Confirmed

**Fault level contribution.** The requirement is specified in section 5.7, test procedure in Annex A or B 1.4.6

For a directly coupled SSEG			For a Inverter SSEG		
Parameter	Symbol	Value	Time after fault	Volts	Amps
Peak Short Circuit current	$i_p$	15	20 ms	0	0
Initial Value of aperiodic current	$A$	15	100 ms	0	0
Initial symmetrical short-circuit current	$I_k$	17.9	250 ms	0	0
Decaying (aperiodic) component of short circuit current	$i_{DC}$	0	500 ms	0	0
Reactance/Resistance Ratio of source	$x/R$	2.5	Time to trip	0.014	In seconds

**Self-Monitoring solid state switching** The requirement is specified in section 5.3.1, No specified test requirements. Yes/or NA

It has been verified that in the event of the solid state switching device failing to disconnect the SSEG, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 seconds. N/A

Additional comments